Integrated and Discrete Capacitors Based on Carbon Nanostructures

Abstract

Complete on-chip fully solid-state 3D integrated capacitors using vertically aligned carbon nanofibers as electrodes to provide a large 3D surface in a MIM configuration have been manufactured and characterized. The capacitance per device footprint area has been studied, as well as its behavior at different temperatures and frequencies. Equivalent series resistance (ESR), breakdown voltage and leakage current have also been measured. The entire manufacturing process of the capacitors is completely CMOS compatible, and in combination with the low device profile of about 4 µm this makes the devices readily available for integration on a CMOS-chip, in 3D stacking, or redistribution layers in a 2.5D interposer technology. Capacitances of ca 350 nF/mm², ESR of about 100 mΩ, breakdown voltages of up to 25 V and leakage currents in the order of 0.004 nA/nF have been measured.

Introduction

The rise of the Internet of Things (IoT) and the constant demand for miniaturization, increased performance, and more functionality in a single package is constantly pushing the need for integrating more devices onto a single chip. In recent years, the downscaling of components following Moore’s law [1] has not necessarily resulted in a better performance to cost ratio, thus requiring innovation in other areas such as component and system integration. One such example is 3D and 2.5D [2] packaging technologies. Thus, there is a raising need for on-chip or in-package, capacitors to be used not only in traditional integrated circuits but also for integrated components on interposers.

For this purpose, high energy density capacitors have been developed to serve diverse functions in ICs and integrated systems, such as decoupling or RF filtering. Decoupling capacitors act as a charge reservoir and are used to reduce rippling of the supplied power to an IC during spikes of high power demand [3]. However, in order to operate optimally, decoupling capacitors must be placed within a critical distance to both the current load and the power supply, to be effective [4]. Therefore, decoupling capacitors tend to strive for being integrated directly on a CMOS chip for best operation. Further, with the surge of the 2.5D interposer technology featuring embedded components, RF filtering is becoming a very important function requiring capacitors.

For integration, a fully solid-state device is needed, with the parallel plate capacitor being the simplest example. To avoid consuming precious space on the chip surface, clever methods need to be implemented to increase the surface area of the electrode without increasing the footprint area of the device. IPDiA, now Murata, has previously used a method where deep trenches are etched into the Si substrate and atomic layer deposition (ALD) or low-pressure chemical vapour deposition (LPCVD) is used to deposit materials to generate a 3D structure with the high surface area. Using this approach with 100 µm deep trenches they achieved capacitances of over 500 nF/mm² [5]. The disadvantage of this method is that it is time-consuming and expensive, and the deep trenches will weaken the substrate making it more fragile.

Previous studies have investigated the feasibility of using vertically aligned carbon nanofibers (VACNFs) to enhance the surface area of the electrode of a capacitor, by growing them on a substrate and then depositing Al₂O_3, HfO₂ and ZnO by means of ALD. It was shown that the CNFs were conformally coated [6] and even operating devices with capacitance densities of up to ca 200 nF/mm2 have been demonstrated [7] – [9].

In the present work, we present the fabrication and characterization of fully CMOS compatible capacitors based on VACNFs and ALD deposited dielectrics. Two specific standard dielectric materials, Al₂O₃ and HfO₂, of different thicknesses and in different combinations have been investigated. As a result, truly solid-state, 3D integrable, on-chip capacitors based on CNFs as electrode material [8] – [9] have been manufactured and characterized. The capacitors show specific capacitance in excess of 300 nF/mm² (per device footprint area), low equivalent series resistance of about 100 mΩ with overall profile height lower than 4 microns, and breakdown voltages up to 25 V. Further, leakage currents of the order of 0.004 nA/nF have been measured which supersedes the leakage current performance of standard polymer-based capacitors used for decoupling purposes.

Experiment

The fabrication process of the solid-state capacitors is shown schematically in Fig. 1. The bottom electrode of the capacitor is first fabricated via standard metal deposition and patterning, Fig. 1a. Electron beam lithography is then used to pattern and then deposit a matrix of catalyst dots. Vertically aligned carbon nanofibers (VACNFs) are then grown directly on the bottom electrode selectively on the catalyst in a DC-PECVD system at 390 °C Fig. 1b. Further details regarding the growth can be found in [10]. The resulting CNF length is 2-3 µm.

By means of atomic layer deposition (ALD), the devices are then coated with a dielectric layer, conformally coating the CNFs as well as the rest of the bottom electrode, Fig. 1c. Different combinations of HfO₂ and Al₂O₃ are used as the dielectric materials in the resulting capacitors, both as pure materials and different stacks of Al₂O₃/HfO₂/Al₂O₃. Thermal ALD at 250 °C is used for the dielectric depositions.

After the dielectric deposition the top electrode is formed, Fig. 1d. Plasma enhanced ALD at 250 °C is first used to deposit a layer of TiN to ensure fully contacting the sidewalls of the CNFs. A deeper discussion of the effect of TiN deposited via ALD is available in [8]. The bulk of the electrode is then deposited through sputtering. Finally, the dielectric material is opened to allow for probing, Fig. 1 d.

The physical properties of the CNFs after growth are characterized using scanning electron microscopy (SEM), and for the electrical characterization of the capacitors a low frequency vector network analyzer (VNA) is used to do one port S-parameter measurements ranging from 10 Hz to 3 GHz.

The dielectric properties such as breakdown voltage and leakage current are measured using a Keithley 4200SCS Parameter Analyzer.

Results and discussion

Physical properties

The CNF growth is shown in Fig. 3. The fibers are clearly grown separated from each other and vertically aligned. The fiber length is only 2 – 3 µm, meaning that the total height profile of the complete device is ca 4 µm. This makes the capacitors readily available for integration onto a CMOS chip or in 3D stacking. Fig. 4 shows the CNFs after the dielectric coating via ALD, the image showing a coating of Al₂O₃/HfO₂/Al₂O₃ (5/3/5 nm). The dielectric layer is uniformly covering the individual CNFs.

Capacitance density

Using different dielectric combinations, the capacitance of the CNF-MIMs was investigated by doing one port S-parameter measurements. Fig. 5 shows the resulting capacitance density (per footprint area) for different dielectric combinations. In Table 1, the CNF length for the different dielectric combinations can be seen. As expected, the devices using pure HfO₂ show the highest capacitance density at 329 ± 26 nF/mm². This is due to the higher dielectric constant of HfO₂, measured to 19.3, compared to Al₂O₃, measured to 8.2. Characterization of the dielectric constant is previously done in [8]. The Al₂O₃/HfO₂/Al₂O₃ stack with thicknesses of 3/9/3 nm shows a higher capacitance density than the one with 3/12/3 nm, since the capacitance is inversely proportional to the dielectric thickness. Finally, the stack with thicknesses of 5/3/5 nm shows an unexpectedly high capacitance density compared to the two other stacks. The higher amount of Al₂O₃ compared to HfO₂ should mean a lower effective dielectric constant of the stack, and thus a lower capacitance. However, the total thickness of the stack is lower for this combination. Also, Table 1 shows that the CNFs on these devices are slightly longer compared to the 3/9/3 nm and the 3/12/3 nm stack, which in turn leads to a larger 3D surface area.

The capacitance behavior at different temperatures was also studied. By using a heated sample holder, measurements were taken at 25 °C, 55 °C, 90 °C, 125 °C, and 150 °C. The change in capacitance density is seen in Fig. 6. Cycling the temperature also showed that the temperature behaviour of the capacitors was reversible

The capacitance behaviour at different frequencies was also investigated by studying the impedance of the devices in the frequency range where the inductive contribution to the impedance can be considered negligible. A plot of the result from one device with 15 nm HfO₂ as a dielectric is seen in Fig. 7.

Table 1: CNF length for different dielectric combinations.

Table 2: measured DC leakage current (DCL) at different voltages

References

1. G. E. Moore, “Cramming More Components onto Integrated Circuits,” Electronics, vol. 38, no. 8, Apr. 1965, W. Chen, W.R. Bottoms, “Heterogeneous integration Roadmap”, International Conference on Electronics Packaging (ICEP), 2017, pp. 302-305, doi: 10.23919/ICEP.2017.7939380
2. M. M. Waldrop, “The chips are down for Moore’s law,” Nature, vol. 530, no. 7589, Feb. 2016, p. 144, doi:10.1038/530144a.
3. H. Hu, S. Harb, N. Kutkut, I. Batarseh, and Z. J. Shen, “A Review of Power Decoupling Techniques for Microinverters With Three Different Decoupling Capacitor Locations in PV Systems,” IEEE Transactions on Power Electronics, vol. 28, no. 6, Jun. 20 [1]13, pp. 2711–2726, doi:10.1109/TPEL.2012.2221482.
4. M. Popovich, M. Sotman, A. Kolodny, and E. G. Friedman, “Effective Radii of On-Chip Decoupling Capacitors,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 16, no. 7, Jul. 2008, pp. 894–907, doi:10.1109/TVLSI.2008.2000454.
5. F. Nodet, “Ultra-low ESL and Ultra-low Profile Silicon Capacitor interest in decoupling high-speed IC,” IPDiA.com, 19-Oct-2016. [Online]. Available: http://www.ipdia.com/index.php?page=news&item_id=97. [Accessed: 09-Feb-2018].
6. G. A. Malek et al., “Atomic Layer Deposition of Al-Doped ZnO/Al2O3 Double Layers on Vertically Aligned Carbon Nanofiber Arrays,” ACS Appl. Mater. Interfaces, vol. 6, no. 9, May 2014, pp. 6865–6871, doi:10.1021/am5006805.
7. A. M. Saleem, R. Andersson, V. Desmaris, and P. Enoksson, “Integrated on-chip solid state capacitor based on vertically aligned carbon nanofibers, grown using a CMOS temperature compatible process,” Solid-State Electronics, vol. 139, Jan. 2018, pp. 75–79, doi:10.1016/j.sse.2017.10.037.
8. R. Andersson, A. M. Saleem and V. Desmaris, “Integrated fully solid-state capacitor based on carbon nanofibers and dielectrics,” Proc. 2018 IEEE 68^th Electronic Components and Technology (ECTC), 2018, pp. 2307-2312, doi: 10.1109/ECTC.2018.00348.
9. A. M. Saleem, R. Andersson, M. Bylund, C. Goemare, G. Pacot, M. S. Kabir, and V. Desmaris, ” Fully solid-state integrated capacitors based on carbon nanofibers and dielectrics with specific capacitances higher than 200 nF/mm2″ Proc. 2019 IEEE 69^th Electronic Components and Technology (ECTC), 2019, in press
10. A. M. Saleem et al., “Low temperature and cost-effective growth of vertically aligned carbon nanofibers using spin-coated polymer-stabilized palladium nanocatalysts,” Sci. Technol. Adv. Mater., vol. 16, no. 1, 2015, p. 015007, doi:10.1088/1468-6996/16/1/015007.

Source: EPCI e-Symposium PCNS paper

by: R. Andersson, M. Bylund, S. Krause, A. M. Saleem and V. Desmaris; Smoltek AB, Gothenburg, Sweden

presented by S.Krause at the 2nd PCNS 10-13th September 2019, Bucharest, Romania as paper 1.2.